Cristin-resultat-ID: 379051
Sist endret: 14. januar 2007, 20:30
NVI-rapporteringsår: 2007
Resultat
Vitenskapelig artikkel
2007

An LRU-based Replacement Algorithm Augmented with Frequency of Access in Shared Chip-Multiprocessor Caches

Bidragsytere:
  • Haakon Dybdahl
  • Per Stenström og
  • Lasse Natvig

Tidsskrift

SIGARCH Computer Architecture News
ISSN 0163-5964
e-ISSN 1943-5851
NVI-nivå 1

Om resultatet

Vitenskapelig artikkel
Publiseringsår: 2007

Beskrivelse Beskrivelse

Tittel

An LRU-based Replacement Algorithm Augmented with Frequency of Access in Shared Chip-Multiprocessor Caches

Sammendrag

This paper proposes a new replacement algorithm to protect cache lines with potential future reuse from being evicted. In contrast to the recency based approaches used in the past (LRU for example), our algorithm also uses the notion of frequency of access. Instead of evicting the least recently used block, our algorithm identifies among a set of LRU blocks the one that is also least-frequently-used (according to a heuristic) and chooses that as a victim. We have implemented this replacement algorithm in a detailed simulation model of a chip multiprocessor system driven by SPEC2000 benchmarks. We have found that the new scheme improves performance for memory intensive applications. Moreover, as compared to other attempts, our replacement algorithm provides robust improvements across all benchmarks. We have also extended an earlier scheme proposed by Wong and Baer so it is switched off when performance is not improved. Our results show that this makes the scheme much more suitable for CMP configurations.

Bidragsytere

Haakon Dybdahl

  • Tilknyttet:
    Forfatter
    ved Institutt for datateknologi og informatikk ved Norges teknisk-naturvitenskapelige universitet

Per Stenström

  • Tilknyttet:
    Forfatter

Lasse Natvig

  • Tilknyttet:
    Forfatter
    ved Institutt for datateknologi og informatikk ved Norges teknisk-naturvitenskapelige universitet
1 - 3 av 3